xref: /xnu-11417.140.69/osfmk/arm/cpuid_internal.h (revision 43a90889846e00bfb5cf1d255cdc0a701a1e05a4)
1 /*
2  * Copyright (c) 2011 Apple Inc. All rights reserved.
3  *
4  * @APPLE_OSREFERENCE_LICENSE_HEADER_START@
5  *
6  * This file contains Original Code and/or Modifications of Original Code
7  * as defined in and that are subject to the Apple Public Source License
8  * Version 2.0 (the 'License'). You may not use this file except in
9  * compliance with the License. The rights granted to you under the License
10  * may not be used to create, or enable the creation or redistribution of,
11  * unlawful or unlicensed copies of an Apple operating system, or to
12  * circumvent, violate, or enable the circumvention or violation of, any
13  * terms of an Apple operating system software license agreement.
14  *
15  * Please obtain a copy of the License at
16  * http://www.opensource.apple.com/apsl/ and read it before using this file.
17  *
18  * The Original Code and all software distributed under the License are
19  * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
20  * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
21  * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
22  * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.
23  * Please see the License for the specific language governing rights and
24  * limitations under the License.
25  *
26  * @APPLE_OSREFERENCE_LICENSE_HEADER_END@
27  */
28 
29 #ifndef _ARM_CPUID_INTERNAL_H_
30 #define _ARM_CPUID_INTERNAL_H_
31 
32 #include <arm/cpuid.h>
33 #include <machine/machine_cpuid.h>
34 
35 void machine_do_debugid(void);
36 arm_debug_info_t *machine_arm_debug_info(void);
37 
38 void machine_do_mvfpid(void);
39 arm_mvfp_info_t *machine_arm_mvfp_info(void);
40 
41 uint32_t machine_read_midr(void);
42 uint32_t machine_read_clidr(void);
43 uint32_t machine_read_ccsidr(void);
44 
45 // CSSELR_EL1.Level bits position 0b1110.
46 typedef enum {
47 	CSSELR_L1 = 0,
48 	CSSELR_L2 = 1 << 1,
49 	CSSELR_L3 = 2 << 1,
50 	CSSELR_L4 = 3 << 1,
51 	CSSELR_L5 = 4 << 1,
52 	CSSELR_L6 = 5 << 1,
53 	CSSELR_L7 = 6 << 1,
54 } csselr_cache_level;
55 
56 // CSSELR_EL1.InD bit position 0b1.
57 typedef enum {
58 	CSSELR_DATA_UNIFIED = 0x0,
59 	CSSELR_INSTR = 0x1
60 } csselr_cache_type;
61 
62 void machine_write_csselr(csselr_cache_level level, csselr_cache_type type);
63 
64 #endif /* _ARM_CPUID_INTERNAL_H_ */
65