Home
last modified time | relevance | path

Searched refs:MAX_PSETS (Results 1 – 12 of 12) sorted by relevance

/xnu-12377.81.4/osfmk/kern/
H A Dprocessor.h328 bitmap_t foreign_psets[BITMAP_LEN(MAX_PSETS)];
329 bitmap_t native_psets[BITMAP_LEN(MAX_PSETS)];
330 bitmap_t local_psets[BITMAP_LEN(MAX_PSETS)];
331 bitmap_t remote_psets[BITMAP_LEN(MAX_PSETS)];
334 _Atomic sched_clutch_edge sched_edges[MAX_PSETS][TH_BUCKET_SCHED_MAX];
350 sched_clutch_edge sched_rt_edges[MAX_PSETS];
574 extern processor_set_t __single pset_array[MAX_PSETS]; /* array indexed by pset_id */
585 extern struct processor_set pset_array_actual[MAX_PSETS]; in pset_for_id()
H A Dthread_group.c1315 #define MAX_EDGE_MATRIX_SIZE (MAX_PSETS * MAX_PSETS * TH_BUCKET_SCHED_MAX)
1344 assert3u(num_psets, <=, MAX_PSETS); in sched_perfcontrol_edge_matrix_by_qos_get()
1362 bool sched_rt_requested[MAX_PSETS * MAX_PSETS] = {}; in sched_perfcontrol_edge_matrix_by_qos_get()
1372 sched_clutch_edge sched_rt_matrix[MAX_PSETS * MAX_PSETS] = {}; in sched_perfcontrol_edge_matrix_by_qos_get()
1391 assert3u(num_psets, <=, MAX_PSETS); in sched_perfcontrol_edge_matrix_by_qos_set()
1404 sched_clutch_edge sched_rt_matrix[MAX_PSETS * MAX_PSETS] = {}; in sched_perfcontrol_edge_matrix_by_qos_set()
1405 bool sched_rt_changed[MAX_PSETS * MAX_PSETS] = {}; in sched_perfcontrol_edge_matrix_by_qos_set()
1423 assert3u(matrix_order, <=, MAX_PSETS); in sched_perfcontrol_edge_matrix_get()
1445 assert3u(matrix_order, <=, MAX_PSETS); in sched_perfcontrol_edge_matrix_set()
1480 assert(cluster_id < MAX_PSETS); in sched_perfcontrol_edge_cpu_rotation_bitmasks_set()
[all …]
H A Dsched_common.h39 static_assert(MAX_PSETS < UINT8_MAX, "Can store pset ids within 8 bits");
62 pset_id_t spso_search_order[MAX_PSETS - 1];
H A Dsched_clutch.h181 struct sched_edge_steal_silo scr_steal_silos[MAX_PSETS];
183 bitmap_t _Atomic scr_populated_steal_silos[BITMAP_LEN(MAX_PSETS)];
185 … _Atomic scr_incoming_migration_allowed[TH_BUCKET_SCHED_MAX][BITMAP_LEN(MAX_PSETS)];
H A Dsched_common.c39 static_assert(MAX_PSETS < UINT8_MAX, "UINT8_MAX is used as a sentinel to indicate sched_num_psets i…
67 for (int i = 0; i < MAX_PSETS - 1; i++, other_pset_id++) { in sched_pset_search_order_init()
H A Dprocessor.c191 processor_set_t pset_array[MAX_PSETS] = { 0 };
192 struct processor_set pset_array_actual[MAX_PSETS] = { 0 };
201 assert3u(sched_num_psets, <=, MAX_PSETS); in pset_for_id_checked()
204 assert3u(id, <, MAX_PSETS); in pset_for_id_checked()
302 assert3u(topology_info->num_clusters, <=, MAX_PSETS); in processor_bootstrap()
305 assert3u(sched_num_psets, <=, MAX_PSETS); in processor_bootstrap()
669 assert3u(pset_id, <, MAX_PSETS); in pset_create()
H A Dsched_rt.c197 for (pset_id_t i = 0; i < MAX_PSETS - 1; i++) { in pset_rt_init()
256 sched_pset_search_order_sort_data_t spill_datas[MAX_PSETS - 1], steal_datas[MAX_PSETS - 1]; in sched_rt_config_pset_push()
H A Dsched_clutch.c421 bitmap_zero((bitmap_t *)root_clutch->scr_populated_steal_silos, MAX_PSETS); in sched_clutch_root_init()
422 for (pset_id_t p = 0; p < MAX_PSETS; p++) { in sched_clutch_root_init()
3899 static _Atomic bitmap_t sched_edge_available_pset_bitmask[BITMAP_LEN(MAX_PSETS)];
3960 sched_pset_search_order_sort_data_t search_order_datas[MAX_PSETS - 1]; in sched_edge_config_pset_push()
4093 bitmap_t visited_map[BITMAP_LEN(MAX_PSETS)] = {0}; in sched_edge_config_verify_transitive()
4133 bitmap_t updated_steal_map[BITMAP_LEN(MAX_PSETS)] = {0}; in sched_edge_config_final_push()
4215 assert3s(sched_num_psets, <=, (int)MAX_PSETS); in sched_edge_init()
5679 _Static_assert(MAX_PSETS <= 64, "Unable to fit maximum number of psets in uint64_t bitmask");
/xnu-12377.81.4/tests/sched/sched_test_harness/shadow_headers/
H A Dmisc_needed_defines.h24 #define MAX_PSETS 16 macro
/xnu-12377.81.4/osfmk/i386/
H A Dproc_reg.h202 #define MAX_PSETS 64 macro
/xnu-12377.81.4/tests/sched/sched_test_harness/
H A Dsched_clutch_harness_impl.c136 assert(hw_topology.num_psets <= MAX_PSETS); in clutch_impl_init_topology()
/xnu-12377.81.4/osfmk/arm64/
H A Dproc_reg.h101 #define MAX_PSETS MAX_CPU_CLUSTERS macro