Home
last modified time | relevance | path

Searched refs:wcr (Results 1 – 5 of 5) sorted by relevance

/xnu-8019.80.24/osfmk/arm64/
H A Dpcb.c565 SET_DBGWCRn(15, (uint64_t)debug_state->uds.ds32.wcr[15], all_ctrls); in arm_debug_set32()
569 SET_DBGWCRn(14, (uint64_t)debug_state->uds.ds32.wcr[14], all_ctrls); in arm_debug_set32()
573 SET_DBGWCRn(13, (uint64_t)debug_state->uds.ds32.wcr[13], all_ctrls); in arm_debug_set32()
577 SET_DBGWCRn(12, (uint64_t)debug_state->uds.ds32.wcr[12], all_ctrls); in arm_debug_set32()
581 SET_DBGWCRn(11, (uint64_t)debug_state->uds.ds32.wcr[11], all_ctrls); in arm_debug_set32()
585 SET_DBGWCRn(10, (uint64_t)debug_state->uds.ds32.wcr[10], all_ctrls); in arm_debug_set32()
589 SET_DBGWCRn(9, (uint64_t)debug_state->uds.ds32.wcr[9], all_ctrls); in arm_debug_set32()
593 SET_DBGWCRn(8, (uint64_t)debug_state->uds.ds32.wcr[8], all_ctrls); in arm_debug_set32()
597 SET_DBGWCRn(7, (uint64_t)debug_state->uds.ds32.wcr[7], all_ctrls); in arm_debug_set32()
601 SET_DBGWCRn(6, (uint64_t)debug_state->uds.ds32.wcr[6], all_ctrls); in arm_debug_set32()
[all …]
H A Dstatus.c1023 || ((state->wcr[i] & ARM_DBGBCR_TYPE_MASK) != ARM_DBGBCR_TYPE_IVA) in machine_thread_set_state()
1024 || ((state->wcr[i] & ARM_DBG_CR_LINKED_MASK) != ARM_DBG_CR_LINKED_UNLINKED)) { in machine_thread_set_state()
1028 || ((state->wcr[i] & ARM_DBG_CR_ENABLE_MASK) == ARM_DBG_CR_ENABLE_ENABLE)) { in machine_thread_set_state()
1053 thread_state->wcr[i] = (state->wcr[i] & (ARM_DBG_CR_ADDRESS_MASK_MASK in machine_thread_set_state()
1096 || ((state->wcr[i] & ARM_DBGBCR_TYPE_MASK) != ARM_DBGBCR_TYPE_IVA) in machine_thread_set_state()
1097 || ((state->wcr[i] & ARM_DBG_CR_LINKED_MASK) != ARM_DBG_CR_LINKED_UNLINKED)) { in machine_thread_set_state()
1101 || ((state->wcr[i] & ARM_DBG_CR_ENABLE_MASK) == ARM_DBG_CR_ENABLE_ENABLE)) { in machine_thread_set_state()
1132 thread_state->wcr[i] = (state->wcr[i] & (ARM_DBG_CR_ADDRESS_MASK_MASK in machine_thread_set_state()
1173 || ((state->wcr[i] & ARM_DBG_CR_LINKED_MASK) != ARM_DBG_CR_LINKED_UNLINKED)) { in machine_thread_set_state()
1177 || ((state->wcr[i] & ARM_DBG_CR_ENABLE_MASK) == ARM_DBG_CR_ENABLE_ENABLE)) { in machine_thread_set_state()
[all …]
/xnu-8019.80.24/osfmk/mach/arm/
H A D_structs.h561 __uint32_t wcr[16]; variable
585 __uint32_t wcr[16]; variable
619 __uint32_t wcr[16]; variable
629 __uint64_t wcr[16]; variable
/xnu-8019.80.24/osfmk/arm/
H A Dstatus.c439 || ((state->wcr[i] & ARM_DBGBCR_TYPE_MASK) != ARM_DBGBCR_TYPE_IVA) in machine_thread_set_state()
440 || ((state->wcr[i] & ARM_DBG_CR_LINKED_MASK) != ARM_DBG_CR_LINKED_UNLINKED)) { in machine_thread_set_state()
444 || ((state->wcr[i] & ARM_DBG_CR_ENABLE_MASK) == ARM_DBG_CR_ENABLE_ENABLE)) { in machine_thread_set_state()
471 thread_state->wcr[i] = (state->wcr[i] & (ARM_DBG_CR_ADDRESS_MASK_MASK in machine_thread_set_state()
H A Dpcb.c394 ((volatile uint32_t *)(debug_map + ARM_DEBUG_OFFSET_DBGWCR))[i] = debug_state->wcr[i]; in arm_debug_set()