| /xnu-11417.140.69/osfmk/arm64/ |
| H A D | start.s | 51 msr VBAR_EL1, x0
62 msr TCR_EL1, x1
72 msr TTBR1_EL1, x0
84 msr SPSel, #0 // Back to SP0
87 msr SCTLR_EL1, x0
130 msr OSLAR_EL1, xzr
131 msr DAIFSet, #(DAIFSC_ALL) // Disable all interrupts
137 msr VBAR_EL1, x0
200 msr TPIDR_EL1, x13
329 msr TPIDR_EL0, x0
[all …]
|
| H A D | pinst.s | 63 msr TTBR1_EL1, x0
67 msr VBAR_EL1, x0
71 msr TCR_EL1, x0
76 msr SCTLR_EL1, x0
119 msr SPSel, #1
|
| H A D | machine_routines_asm.s | 146 msr CPU_CFG, x13
209 msr FPSR, x1 // Write FPCR
210 msr FPCR, x2 // Write FPSR
240 msr MDSCR_EL1, x16
279 msr TTBR1_EL1, x0
298 msr TTBR0_EL1, x0
321 msr ACTLR_EL1, x0
335 msr VBAR_EL1, x0
362 msr TCR_EL1, x0
400 msr DAIFSet, #(DAIFSC_STANDARD_DISABLE) // Disable all asynchronous exceptions
[all …]
|
| H A D | platform_tests_asm.s | 169 msr SPSel, #1
173 msr SPSel, #0
176 msr SPSel, #1
188 msr SPSel, #0
204 msr SPSel, #1
211 msr SPSel, #0
|
| H A D | cswitch.s | 131 msr SSBS, x$1
137 msr UAO, x$1
142 msr DIT, x$1
178 msr TPIDR_EL1, $0 // Write new thread pointer to TPIDR_EL1
183 msr TPIDR_EL0, $2
186 msr TPIDRRO_EL0, $1
189 msr CONTEXTIDR_EL1, $1 // CONTEXTIDR_EL1 (top 32-bits are RES0).
353 msr DAIFSet, #(DAIFSC_STANDARD_DISABLE) // Disable interrupts
|
| H A D | locore.s | 193 msr TTBR0_EL1, x18
209 msr TCR_EL1, x18
325 msr ELR_EL1, x19
340 msr ELR_EL1, x18
486 msr SPSel, #0 // Switch to SP0
667 msr ELR_EL1, x16
725 msr SP_EL0, x0 // Copy the user PCB pointer to SP0
727 msr SPSel, #0 // Switch to SP0
751 msr FPSR, x2
838 msr ELR_EL1, lr // Return to caller
[all …]
|
| H A D | machine_routines_asm.h | 58 msr SPSel, #1
98 msr SPSel, #0
|
| H A D | exception_asm.h | 244 msr SPSel, #1
248 msr SPSel, x19
|
| H A D | proc_reg.h | 2714 msr $0, $2
2954 msr $0, $2
2966 msr $0, $2
2981 msr $0, $3
2997 msr \sreg, \scr1
|
| H A D | caches_asm.s | 96 msr CSSELR_EL1, $0 // Select appropriate cache
|
| /xnu-11417.140.69/osfmk/arm64/sptm/ |
| H A D | start_sptm.s | 99 msr TPIDR_EL1, xzr
100 msr TPIDRRO_EL0, xzr
106 msr CPU_OVRD, x9
124 msr SPSel, #1
130 msr SPSel, #0
152 msr VBAR_EL1, x9
237 msr SPSel, #1
242 msr SPSel, #0
|
| /xnu-11417.140.69/osfmk/i386/ |
| H A D | proc_reg.h | 415 extern int rdmsr64_carefully(uint32_t msr, uint64_t *val);
416 extern int wrmsr64_carefully(uint32_t msr, uint64_t val);
449 #define rdmsr(msr, lo, hi) \ argument
450 __asm__ volatile("rdmsr" : "=a" (lo), "=d" (hi) : "c" (msr))
452 #define wrmsr(msr, lo, hi) \ argument
453 __asm__ volatile("wrmsr" : : "c" (msr), "a" (lo), "d" (hi))
501 rdmsr64(uint32_t msr) in rdmsr64() argument
504 rdmsr(msr, lo, hi); in rdmsr64()
509 wrmsr64(uint32_t msr, uint64_t val) in wrmsr64() argument
511 wrmsr(msr, (val & 0xFFFFFFFFUL), ((val >> 32) & 0xFFFFFFFFUL)); in wrmsr64()
[all …]
|
| H A D | cpuid.c | 1013 uint64_t msr = rdmsr64(MSR_CORE_THREAD_COUNT); in cpuid_set_info() local
1014 if (0 == msr) { in cpuid_set_info()
1016 msr = (1 << 16) | 1; in cpuid_set_info()
1018 info_p->core_count = bitfield32((uint32_t)msr, 19, 16); in cpuid_set_info()
1019 info_p->thread_count = bitfield32((uint32_t)msr, 15, 0); in cpuid_set_info()
1024 uint64_t msr = rdmsr64(MSR_CORE_THREAD_COUNT); in cpuid_set_info() local
1025 if (0 == msr) { in cpuid_set_info()
1027 msr = (1 << 16) | 1; in cpuid_set_info()
1029 info_p->core_count = bitfield32((uint32_t)msr, 31, 16); in cpuid_set_info()
1030 info_p->thread_count = bitfield32((uint32_t)msr, 15, 0); in cpuid_set_info()
|
| /xnu-11417.140.69/osfmk/i386/vmx/ |
| H A D | vmx_cpu.h | 72 #define VMX_CAP(msr, shift, mask) (rdmsr64(msr) & ((mask) << (shift))) argument
|
| H A D | vmx_cpu.c | 150 #define rdmsr_mask(msr, mask) (uint32_t)(rdmsr64(msr) & (mask)) in vmx_cpu_init() argument
409 #define CHK(msr, shift, mask) if (!VMX_CAP(msr, shift, mask)) return FALSE; in vmx_hv_support() argument
|
| /xnu-11417.140.69/pexpert/pexpert/arm64/ |
| H A D | apple_arm64_regs.h | 210 msr $2, $1
215 msr $3, $1
|
| /xnu-11417.140.69/osfmk/kdp/ml/i386/ |
| H A D | kdp_x86_common.c | 391 uint32_t msr = rq->address; in kdp_machine_msr64_read() local
397 *value = rdmsr64(msr); in kdp_machine_msr64_read()
405 uint32_t msr = rq->address; in kdp_machine_msr64_write() local
411 wrmsr64(msr, *value); in kdp_machine_msr64_write()
|
| /xnu-11417.140.69/doc/arm/ |
| H A D | sme.md | 100 the above `msr` instructions
|