Searched refs:MMU_CLINE (Results 1 – 3 of 3) sorted by relevance
| /xnu-10063.141.1/osfmk/arm64/ |
| H A D | caches_asm.s | 256 mov x9, #((1<<MMU_CLINE)-1)
261 lsr x4, x4, #MMU_CLINE // Set cache line counter
265 add x3, x3, #(1<<MMU_CLINE) // Get next cache aligned addr
280 #define CLINE_FLUSH_STRIDE MMU_CLINE
407 mov x9, #((1<<MMU_CLINE)-1)
412 lsr x1, x1, #MMU_CLINE // Set cache line counter
416 add x0, x0, #(1<<MMU_CLINE) // Get next cache aligned addr
|
| H A D | proc_reg.h | 140 #define MMU_CLINE 6 /* cache line size as 1<<MMU_CLINE (64) */ macro
148 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
156 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
164 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
172 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
180 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
188 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
196 #define MMU_CLINE 6 /* cache line size is 1<<MMU_CLINE (64) */ macro
204 #define MMU_CLINE 6 macro
212 #define MMU_CLINE 6 macro
|
| /xnu-10063.141.1/doc/building/ |
| H A D | xnu_build_consolidation.md | 127 The L1 cache line size is still hardcoded, and defined as `MMU_CLINE`. Since this value is always t…
|