Home
last modified time | relevance | path

Searched refs:CPUID_REG_RCX (Results 1 – 2 of 2) sorted by relevance

/xnu-10002.41.9/osfmk/corecrypto/
H A Dcc_runtime_config.h72 #define CPUID_REG_RCX 2 macro
88 registers[CPUID_REG_RCX] = subleaf; in _cpu_supports()
89 …puid(&registers[CPUID_REG_RAX], &registers[CPUID_REG_RBX], &registers[CPUID_REG_RCX], &registers[C… in _cpu_supports()
96 #define CC_HAS_AESNI() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_AES)
97 #define CC_HAS_SupplementalSSE3() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_SSE3)
98 #define CC_HAS_AVX1() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_AVX1)
102 #define CC_HAS_RDRAND() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_RDRAND)
/xnu-10002.41.9/EXTERNAL_HEADERS/corecrypto/
H A Dcc_runtime_config.h48 #define CPUID_REG_RCX 2 macro
62 registers[CPUID_REG_RCX] = subleaf; in _cpu_supports()
63 …puid(&registers[CPUID_REG_RAX], &registers[CPUID_REG_RBX], &registers[CPUID_REG_RCX], &registers[C… in _cpu_supports()
70 #define CC_HAS_AESNI() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_AES)
71 #define CC_HAS_SupplementalSSE3() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_SSE3)
72 #define CC_HAS_AVX1() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_AVX1)
76 #define CC_HAS_RDRAND() _cpu_supports(1, 0, CPUID_REG_RCX, CPUID_FEATURE_RDRAND)